← USPTO Patent Grants

Apparatus, method, and program for power stabilization through arithmetic processing of dummy data

Grant US12580553B2 Kind: B2 Mar 17, 2026

Assignee

NEC Corporation

Inventors

Masashi Onishi

Abstract

An arithmetic processing apparatus according to the present disclosure includes a digital filter. The arithmetic processing apparatus further includes a dummy data input unit configured to input dummy data to the digital filter when there is no input data input to the digital filter. The arithmetic processing apparatus further includes a cancellation processing unit configured to perform, on output data output from the digital filter, arithmetic processing for canceling an output component caused by the dummy data.

CPC Classifications

G06F 7/5443 G06F 7/57 G06F 9/3001 G06F 17/10 H03H 21/0012 H03H 17/02 H03H 17/06 H03H 17/14 H03H 17/0294 H03H 17/0225 H03H 17/04 H04L 25/03038 H04L 25/03057 H04B 2001/0425

Filing Date

2021-10-06

Application No.

17494944

Claims

7