← USPTO Patent Applications

SYSTEMS AND METHODS FOR INTEGRATING BATTERIES TO MAINTAIN VOLATILE MEMORIES AND PROTECT THE VOLATILE MEMORIES FROM EXCESSIVE TEMPERATURES

Application US20260079551A1 Kind: A1 Mar 19, 2026

Assignee

ARBOR COMPANY, LLLP

Inventors

Darrel James GUZY, Wei-Ti LIU

Abstract

A system comprises an integrated circuit die substrate; volatile memory electrically coupled to the integrated circuit die substrate; a first integrated circuit die element electrically coupled to the integrated circuit die substrate, the first integrated circuit die element comprising a first field programmable gate array (FPGA), and the first integrated circuit die element disposed adjacent to the volatile memory; a battery charger operable to receive power from a main power supply, the main power supply having an on state and an off state, wherein the main power supply is supplying power in the on state and not supplying power in the off state; and a battery module disposed on a top portion of the first integrated circuit die element, the battery module operable to receive power from the battery charger, and the battery module operable to supply power to the volatile memory at least when the main power supply is in the off state.

CPC Classifications

G06F 1/263 H02J 7/70 H02J 7/865 H10W 42/00 G06F 1/30 G06F 1/3203 H10W 40/00 H10W 90/00 H10W 90/26

Filing Date

2025-04-28

Application No.

19192169